למידע נוסף על המוצר של MathWorks והצעת מחיר:

Simulink Design Verifier uses formal methods to identify hidden design errors in models without extensive simulation runs. It detects blocks in the model that result in integer overflow, dead logic, array access violations, division by zero, and requirement violations.